

## Overview

The Serial Peripheral Interface Bus or SPI bus is a synchronous serial data link standard that operates in full duplex mode. Devices communicate in master/slave mode where the master device initiates the data transfer.

This design example illustrates the implementation of SPI Slave on SiliconBlue's low power iCE65 FPGAs. This SPI Slave design supports all modes of CPOL and CPHA - 00, 01, 10, 11. SPI Slave data sampling from MOSI line depends upon current bit count and CPOL/CPHA mode. A shift register on receive data path converts serial to parallel conversion. Similarly parallel to serial conversion takes place in transmit data path.

## Features Supported

- Supports all 4 modes of CPOL and CPHA operation (00/01/10/11).
- Supports variable data width(8 and 16)
- Provision for easy integration of any processor interface.
- IP-XACT version 1.2 compliant.

## Features not Supported

- Read and Write Data FIFOs
- Interrupt Generation

## Resource Utilization

*Table 1: Resource Utilization*

LUTs	Registers	Memory	I/Os	GBs
211	120	0	0	0

Note: Resource Utilization is based on iCEcube 2010.12.14671 release.

## System Block Diagram




Figure 1: System Block Diagram

## Functional Block Diagram




Figure 2: Functional Block Diagram

## Design Interface

Table 2: Pin Description

Signal Name	Pin Type	Signal Description
<b>i_csn</b>	Input	Active low chip select.
<b>i_data [15:0]</b>	Input	Input data from Processor Interface.
<b>i_wr</b>	Input	Active low write enable
<b>i_rd</b>	Input	Active high read enable
<b>o_data [15:0]</b>	Output	Output data to Processor Interface.
<b>o_tx_ready</b>	Output	Transmitter ready status– A HIGH indicates transmitter is ready to send another data.
<b>o_rx_ready</b>	Output	Receiver ready – A High indicates receiver is ready to receive another data.
<b>o_tx_error</b>	Output	Indicates error in transmission of data.
<b>o_rx_error</b>	Output	Indicates error in reception of data.
<b>i_cpol</b>	Input	Polarity of the clock
<b>i_cpha</b>	Input	Phase of the clock
<b>i_lsb_first</b>	Input	LSB sent first when '1' and MSB goes first when '0'.
<b>o_miso</b>	Output	Slave output to Master
<b>i_mosi</b>	Input	Slave input from Master
<b>i_ssn</b>	Input	Slave select from Master
<b>i_sclk</b>	Input	Serial Clock from Master.
<b>i_sys_rst</b>	Input	Asynchronous active low reset.
<b>i_sys_clk</b>	Input	System clock.

## Configurable Parameters

- **DATA\_SIZE** – This parameter configures the data width. Its default value is 16, it can be configured to 8 as well.

## Register Map

This design does not have any user accessible registers or memory..

## Design Details

### SPI Slave Receiver :

MOSI Sampling – SPI Slave receives the data on MOSI line based on CPOL and CPHA modes as follows :

Sample at positive edge of SCLK for

1. i\_cpol = '0' and i\_cpha = '0'
2. i\_cpol = '1' and i\_cpha = '1'

Sample at negative edge of SCLK for

1. i\_cpol = '1' and i\_cpha = '0'
2. i\_cpol = '0' and i\_cpha = '1'

At the end of reception of data, rx\_ready goes High and a valid received data is available on the bus. If a new data has arrived and last received data has not read yet then rx\_error signal goes High to indicate receive error.

### SPI Slave Transmitter :

Sending data on MISO line – SPI Slave transmits the data on MISO line from a shift register based on CPOL and CPHA as follows :

1. CPOL = 0 and CPHA = 0 : Data is placed before rising edge of sclk

2. CPOL = 1 and CPHA = 0 : Data is placed before falling edge of sclk
3. CPOL = 0 and CPHA = 1 : Data is placed at rising edge of sclk
4. CPOL = 1 and CPHA = 1 : Data is placed at falling edge of sclk

At the end of transmission of data, tx\_ready signal goes High. When transmitter busy transmitting a data stream, then tx\_error signal goes high if transmit buffer data is over-written by processor interface.

### **Clock Requirements**

For proper operation of SPI Slave, System frequency should be minimum twice that of SCL Frequency.

### **Initialization Conditions**

An asynchronous active low reset signal assertion is necessary to initialize the SPI Slave to proper operating state. Receive and Transmit buffers are initialized to zero during the reset condition.

## Timing Diagram

### Signals definition:

i\_sclk – Serial Clock Line (Generated by Master)


i\_cpol- Clock Polarity

i\_cpha – Clock Phase

i\_ssn – Slave Select


o\_miso – Output from SPI Slave

i\_mosi – Input to SPI Slave



## Usage Examples

Example #1



In the above example, Slave samples MOSI line at positive edge of SCLK and Slave puts the data on MISO line before the rising edge of SCLK.

## System Designer Flow

SPI Slave is compatible with System Designer/IP-XACT 1.2. Following parameter can be configured in the System Designer environment.

- DATA\_SIZE – This parameter configures the data width. Its default value is 16, it can be configured to 8 as well.

The System Designer flow is as follows,

1. Launch the System Designer from Synplify Pro using menu 'Import -> Launch System Designer'.
2. Create a new project (open an existing old project, as necessary) and import the IP-XACT XML file
3. Drag and place the component from the 'Library' pane to the 'Design' pane
4. To change the data width, right-click on the component instance, and click on "Open Configuration". Go to "Edit Instance Parameters" tab, change the "DATA\_SIZE" parameter. Click on the "Apply" button, and then close it.
5. Click on the "Generate Files" button, which generates the necessary files required for synthesis and simulation.
6. Go to Synplify Pro and click on the "Run" button to synthesize the System Designer generated files. Synplify Pro generates all the necessary files for P&R in iCECube.

## References

The following references were used in the creation of this design:

- SiliconBlue Technologies, Inc. “[iCE65 Ultra Low-Power mobileFPGA Family](#)” datasheet (26-MAY-2010).
- [http://en.wikipedia.org/wiki/Serial\\_Peripheral\\_Interface\\_Bus](http://en.wikipedia.org/wiki/Serial_Peripheral_Interface_Bus)

## Revision History

Version	Date	Description
<b>1.0</b>	16-SEP-2010	Initial Draft Document
<b>1.1</b>	08-DEC-2010	IP-XACT format Update

### Disclaimer

Copyright © 2007–2009 by SiliconBlue Technologies LTD. All rights reserved. SiliconBlue is a registered trademark of SiliconBlue Technologies LTD in the United States. Specific device designations, and all other words and logos that are identified as trademarks are, unless noted otherwise, the trademarks of SiliconBlue Technologies LTD. All other product or service names are the property of their respective holders. SiliconBlue products are protected under numerous United States and foreign patents and pending applications, maskwork rights, and copyrights. SiliconBlue warrants performance of its semiconductor products to current specifications in accordance with SiliconBlue's standard warranty, but reserves the right to make changes to any products and services at any time without notice. SiliconBlue assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by SiliconBlue Technologies LTD. SiliconBlue customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



SiliconBlue Technologies Corporation

3255 Scott Blvd.,  
Building 7, Suite 101  
Santa Clara, CA 95054

Tel: 408-727-6101  
Fax: 408-727-6085

[www.SiliconBlueTech.com](http://www.SiliconBlueTech.com)