Home >> Products >> Devices >> iCE65 P-Series
iCE65 mobileFPGA Family
P-Series
The iCE65™ mobileFPGA™ P-Series adds additional performance features to the ultra-low power iCE65 L-Series including a Phase-Locked Loop (PLL) to address display, SERDES, and memory interface applications.
| Product highlights: |
| Fabricated on 65-nm low-power CMOS process |
LVDS interface operates up to 350 Mbps supporting up to 1024x600 video resolution |
| Phase-locked loop (PLL) supports output frequencies up to 533 MHz |
Selectable I/O banks support 3.3V, 2.5V, or 1.8V |
| Ultra-low power PLL consumes only 100µA for typical applications |
Clock tree and I/O performance increased by 30% |
| Up to 160K embedded block RAM bits |
Reprogrammable from a variety of sources |
 |
| Part Number |
P04 |
P081 |
P121 |
| Logic Cells |
3,520 |
7,680 |
12,160 |
| System Gate Equivalent |
200K |
400k |
600k |
| Embedded RAM Bits |
80K |
128k |
160k |
| Embedded RAM 4K Blocks |
20 |
32 |
40 |
| Phase-Locked Loop |
1 |
2 |
2 |
| Power/Speed Grade(-L@1.0V, -T@1.2V) |
-T |
-T |
-T |
| Core Operating Current, 0 KHz |
43 µA |
TBD |
TBD |
| Core Operating Current, 32 KHz |
60 µA |
TBD |
TBD |
| Core Operating Current, 32 MHz |
9 mA |
TBD |
TBD |
| Configuration Bits |
533k |
TBD |
TBD |
| Package |
Programmable I/O: Max I/O (LVDS Channels) |
| 121-ball BGA |
93 (11) |
|
|
| 196-ball BGA |
148 (18) |
|
|
| 284-ball BGA |
174 (20) |
|
|
| DiePlus™ |
Programmable I/O: Max I/O (LVDS Channels) |
| Wafer Level Chip Scale Package: WLCSP |
|
|
|
| Known Good Die |
174 (20) |
|
|
Note 1: Consult factory for additional information
Ultra-low power Phase-Locked Loop
A phase-locked loop (PLL) is critical for many of today's mobile applications. SiliconBlue has taken great care to implement a PLL that consumes very little power at static as well as during operation. The below graph compares the power consumed by the iCE65 P-Series PLL versus its nearest competitor.
iCE65 mobileFPGA P-Series devices bring additional performance and system-level capability such as phase-locked loop support without any undue power consumption. |